

Abstract

A keeper switch circuit is configured to minimize capacitive coupling between the gate and drain of a cascode transistor. The keeper switch circuit is coupled between the
5 source and gate of a cascode transistor. The keeper switch circuit is on if a voltage at the drain of the keeper switch circuit corresponds to a first logic level. The source and gate of the cascode transistor are coupled together if the keeper switch circuit is on.